Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Random number generation and indexing into RAM/ROM block

Altera Gurus, I am developing a random pulse generator based on certain external inputs. The pulse generator will be implemented on a Cyclone III device and coded in VHDL using Quartus. The amp...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Yes you cannot initialize a array which is defined in vhdl as type array ( 0 to 15) of std_logic_vector( 15 down to 0 ), but you can initialize a ROM/RAM with .mif file , i have done with .mif generated using Matlab .