Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

RAM 1-port mega function - Single Port Ram module

hello, I created a memory ram 1k x 8bit through the MegaWizard by Quartus II. The process generated the following code that works very well: -- ======================================...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Why do you want bi-directional? FPGAs only have bi-directional interfaces on the pins. There are no internal bi-directional abilities, and if you try and code that way they just get separated into read and write muxes.

Secondly, why not just pull all the individual ports out to connect to each bit? you can acccess each data element by connecting data(0), data(1) etc. But most people are just happy to connect the bus.

The altera core cannot do what you want. I suggest writing a wrapper around the ram if you really really want to interface it the way you described, otherwise you will have to use the ram the way it was intended (that also maps nicely to the hardware rams.)