Forum Discussion

New Contributor

1 year ago

R-tile PCIe example design questa simulation fail

Hello, I followed ug-20330-683544-816251, chap 2.3 to generate PIO design example and simulation environment. Then I follow 2.3.1.1. Siemens EDA QuestaSim Simulator, but it hanged wo any progress af...

Simulation

Wincent_Altera

Regular Contributor

1 year ago

Hi,

Can you try to get the golden PCIe example from
https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/agi027.html

Then try to simulate again, let me know if you are still seeing the same problem.

IF, you are trying it in TLPBYPASS mode, please noted that it is doesn't support simulation, only supports for HW.

Regards,

Wincent_Intel

tthhuang

New Contributor

1 year ago

Hi Wchiah,

Yes, it works now after using the example design.

Best regards

Victor

Forum Discussion

R-tile PCIe example design questa simulation fail

Recent Discussions

how to reduce clock skew between synchronous clock

Quartus 13.1 including Signal Tap License

I do not get an eMail with the generated license file

Installer cannot establish connection with SSL error

Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG