Forum Discussion
Altera_Forum
Honored Contributor
14 years agoYes.
Behavioral simulation (aka RTL simulation in Quartus) simulates the VHDL or Verilog code as you have written it. Gate level simulation simulates a model of what the synthesis tools produced. One difference is that the "gate level model" includes delays. But the are also a few caveats that may make the behavior different.