Forum Discussion
hokagechichi
New Contributor
New ContributorQuesta intel FPGA has no delay to Gate level simulation
I used Cyclone IV (EP4CE6E22C8), and the delay should be 9ns. However, my Gate level simulation's delay was 0. What should I do?
AEsqu
Contributor
ContributorMaybe you need to synthesize the RTL first?
