Forum Discussion
Altera_Forum
Honored Contributor
18 years agoWell, I've been making this much harder than it actually was....:) Got some VHDL working with graphic block design files and running some timing simulation. Thanks.
Now the struggle is creating reasonable timing input files. :eek: