Quartus system verilog interface parameter bug

Turns out it's pretty trivial, but i'll post my workaround anyway.

Simply making a wrapper module for the interface support works. If i just encapsulate the problem functionality in a module that does not use interfaces, then call this module from a wrapper that does use interfaces, it works.

I've attached the updated test case, just for completeness.