Quartus QSYS in QSF keeps generating verilog (but i need VHDL)

Hi! First of all, the question: Is there any way to tell quartus (not qsys!) to generate VHDL(and not verilog) for a qsys system? Now the details: I've added a QSYS file to my Quartus ...