Forum Discussion

ELIT1's avatar
ELIT1
Icon for New Contributor rankNew Contributor
2 years ago

Quartus Prime Pro 24.1 RAM Inference problems

When trying to infer Block-RAM from the attached System Verilog code the following problems occurred: 1 - when used 'rd_outcken' input (RDOUTCKEN_USED = "YES") - out registers not packed to memory ...
Hdl
KennyT_altera's avatar
KennyT_altera
Icon for Super Contributor rankSuper Contributor
2 years ago

We (Intel) have signed-off from the post as the question have been asnwered. You can “Bring It Back To Our Attention” by logging in to https://supporttickets.intel.com within the next 15 days for further support.