Quartus not synthesizing my FSM right?

I made a FSM in verilog that is working in simulation. I found a strange behaviour however, when I synthesize it in Quartus 2. The state WRITE should immediately go to WRITE_DONE, which it does. ...