Altera_Forum
Honored Contributor
12 years agoQuartus II 13.0 caught in infinite loop during compilation [12127]
Hey all,
I'm with one of the many University programs using the Cyclone II DE2 Board. Today, I finished working on a project, and after many rounds of debugging, it seemed like it would finally finish. However, at around 2% compilation, the compilation stops. The log currently says "12127 Elaborating entity "%name%" for the top level hierarchy." Compilation normally takes about three minutes, and this has been running for almost two hours now. Here's the log:Info: *******************************************************************Info: Running Quartus II 32-bit Analysis & Synthesis
Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
Info: Processing started: Tue Mar 18 16:15:39 2014
Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
Info: Processing started: Tue Mar 18 16:15:39 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off slc3 -c slc3
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file slc3.vhd
Info (12022): Found design unit 1: name-Behavioral
Info (12023): Found entity 1: name
Info (12022): Found design unit 1: name-Behavioral
Info (12023): Found entity 1: name
Info (12021): Found 2 design units, including 1 entities, in source file mem2io.vhd
Info (12022): Found design unit 1: Mem2IO-Behavioral
Info (12023): Found entity 1: Mem2IO
Info (12022): Found design unit 1: Mem2IO-Behavioral
Info (12023): Found entity 1: Mem2IO
Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhd
Info (12022): Found design unit 1: CPU-Behavioral
Info (12023): Found entity 1: CPU
Info (12022): Found design unit 1: CPU-Behavioral
Info (12023): Found entity 1: CPU
Info (12021): Found 2 design units, including 1 entities, in source file isdu.vhd
Info (12022): Found design unit 1: ISDU-Behavioral
Info (12023): Found entity 1: ISDU
Info (12022): Found design unit 1: ISDU-Behavioral
Info (12023): Found entity 1: ISDU
Info (12021): Found 2 design units, including 1 entities, in source file reg_16.vhd
Info (12022): Found design unit 1: reg_16-Behavioral
Info (12023): Found entity 1: reg_16
Info (12022): Found design unit 1: reg_16-Behavioral
Info (12023): Found entity 1: reg_16
Info (12021): Found 2 design units, including 1 entities, in source file hexdriver.vhd
Info (12022): Found design unit 1: HexDriver-Behavioral
Info (12023): Found entity 1: HexDriver
Info (12022): Found design unit 1: HexDriver-Behavioral
Info (12023): Found entity 1: HexDriver
Info (12021): Found 2 design units, including 1 entities, in source file four_to_one.vhd
Info (12022): Found design unit 1: four_to_one-Behavioral
Info (12023): Found entity 1: four_to_one
Info (12022): Found design unit 1: four_to_one-Behavioral
Info (12023): Found entity 1: four_to_one
Info (12021): Found 2 design units, including 1 entities, in source file tri_state.vhd
Info (12022): Found design unit 1: tri_state-Behavioral
Info (12023): Found entity 1: tri_state
Info (12022): Found design unit 1: tri_state-Behavioral
Info (12023): Found entity 1: tri_state
Info (12021): Found 2 design units, including 1 entities, in source file bus_mux.vhd
Info (12022): Found design unit 1: bus_mux-Behavioral
Info (12023): Found entity 1: bus_mux
Info (12022): Found design unit 1: bus_mux-Behavioral
Info (12023): Found entity 1: bus_mux
Info (12127): Elaborating entity "slc3" for the top level hierarchy
Any ideas on how to fix this? I compiled and ran in ModelSim just fine, but unfortunately ModelSim can't blast the program to my board.