Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

quartus error

Hello. I am trying to compile some VHDL code (deserializer) in Quartus II and the compiler returns me a bunch of errors: Error (10818): Can't infer register for "qs[0]" at deserializer.vhd(101) ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

You are not supposed to use two clk edges per process, only one per process.