Quartus doesn't support Standard Verilog ?! (needs begin-end)

Hi, I get an error when trying to compile the following code: genvar ii; generate for (ii=1; ii<30; ii=ii+1) assign x[ii] = y[ii] & ~(|(y[ii-1:0])); endgenerate the errors:...