Quartus Compiles MAX10 Project Without Errors But ADC Block Not Used (0/1 in Flow Summary)

Hi, I'm working on a project with a MAX10 FPGA (10M08SAE144C8G) in Quartus Prime 24.1, using the Modular ADC IP core. My design synthesizes and compiles with no errors or warnings. However, in the F...