Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

QSYS simulation error when using VHDL testbench simulation model

Hi, I'm running a simulation on a simple QSYS system. The QSYS system is the same as the one used in the AN351 application "Simulating Nios II Embedded Processor Designs", having a clock...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Altera say that they will improve the file name length issue with the new file name structure in Version 14.0