QSYS simulation error when using VHDL testbench simulation model

Hi, I'm running a simulation on a simple QSYS system. The QSYS system is the same as the one used in the AN351 application "Simulating Nios II Embedded Processor Designs", having a clock...