Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

QSYS simulation error when using VHDL testbench simulation model

Hi, I'm running a simulation on a simple QSYS system. The QSYS system is the same as the one used in the AN351 application "Simulating Nios II Embedded Processor Designs", having a clock...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

--- Quote Start ---

Hello,

in my case the problem was related to the window paths exceeding the ~260 limit.

Make sure the path name for the Quartus project, QSYS output generation directory and Nios II project name are as short as possible so that the total path name will not exceed window path limit.

Also, Quartus 13.0 now has a key new feature, it now (finally) supports VHDL bus functional models (BFMs)

Saber890

--- Quote End ---

Yes, thank you very much. This was the annoying problem :-)

Very stumbling!

Luca