TZhao3New Contributor6 years agoQsys (Platform Designer) Cannot Find hps_sdram_p0_altdqdqs.v I'm generating RTL with the Platform Designer for a DE1-SoC board. I use an Cyclone V HPS IP and an altera_avalon_new_sdram_controller IP. When generating RTL, I received the following error: Error...Show More
KennyT_alteraSuper Contributor6 years agoCan you attached your design.qar here? I will try on my side and see how it goes.
Recent DiscussionsFIR IP configured for InterpolationSSLC Login Issue – "You need to enroll" loop after OTP verificationA5EG013BB18A OPN is visible in Quartus but not listed in Program File Generatoraltera scfifo ip with power-up initial valueRecommendations for Quartus Prime File Cloud Storage