Altera_ForumHonored Contributor9 years agoqsys, Pcie Ip Compilerhi there can i configure pcie ip compiler to work in Gen2.0 with 4 lanes (in Qsys) ? i'm using stratix Iv gx
Recent DiscussionsFitter stalls on "Advanced Physical Optimization" on Windows 10NIOS V Sysnthesis Fails with Quartus 25.1 LiteKnown issues in Quartus Standard 18.0SolvedMinimum pulse width violation on EMIF-HPSCDC violations from DCFIFO