Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

[Qsys] LPDDR2 Controller (UniPHY): HDL generation fails.

From the TerasIC Cyclone V GX Starter Kit (C5G) system cd v.1.2.2. (http://www.terasic.com/downloads/cd-rom/c5g/c5g_v.1.2.2_systemcd.zip), I use Qsys (16.1 under Windows 10 64-bits) to re-generate th...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

So you're getting this error when you try to generate the system in Qsys? It looks like you're using the Lite version of Quartus Prime which does not include a license to the IP Base Suite which includes the memory controller IP (https://www.altera.com/products/intellectual-property/design/ip-base-suite.html). Not sure if that's the issue.

Try this: in Qsys, double-click the controller to open its parameter editor. Edit a setting and then put it back to its original value. Then try generating the system again.