pwm verilog code

Hi,

I hope this idea is correct.

my fpga clock is 50mhz.that is period 20ns.

I designed a pwm with 1000ns period.

switch variable given as 2 to get 80 percent duty cycle.

please check.

Thankyou