Forum Discussion
1 Reply
- Altera_Forum
Honored Contributor
Usually each development board has a dedicated reset pin which is the master reset signal for the FPGA design loaded, and connects to the special function pin called DEV_CLR on the FPGA.
Find out the proper pin on your Stratix board