Forum Discussion
Altera_Forum
Honored Contributor
12 years agoVHDL fileio isnt' supported in Quartus, Verilog $readmemb and $readmemh works.
For true dual port memory port inference, you can follow the Quartus language templates, accessible in the editor context menu.