Problem with SV Interfaces in Quartus

This will be a contrived example to illustrate a point. I'll start from an incredibly simple module design that does nothing but hold output pins in a constant pattern. module fpga_tester( ...