Problem with generate

Hi all, In one of the state of the state machines I was writing, I used generate-endgenerate for loop to give values of some outputs. But I got the error like: Error (10170): Verilog HDL synt...