Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Problem with generate statement in Verilog

I want to instantiate different modules controlled by an input "Mode". Here are my code in Verilog: generate case (Mode) 1: begin : case1 (instantiate module 1) ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

I try to make it work with different plug-in devices which require different timing signals. It seems the only way I can do is to instantiate both modules and use muxers.