Problem generating the ddr2 UniPhy

Question

I am having a problem generating the ddr2 UniPhy, it keeps reporting an error.
searching the forums this has been addressed many times before but none of the fixes seem to work. I have tried all the combinations of
wsl1 and wsl2 
enabled and disabled Windows subsystem for linux 
installed and reinstalled Ubuntu 18.04 
Tried updating quartus to 20.1.1 build 720 11/11/2020

All i want is a simple ddr2 external memory controller so i can interface with my custom logic but it will not build

does anyone have any ideas, the forums say this was fixed in 20.1 but its still here

Error: Error during execution of "{C:/intelfpga_lite/20.1/quartus//../nios2eds/Nios II Command Shell.bat} make all 2&gt;&gt; stderr.txt": child process exited abnormally
Error: Execution of command "{C:/intelfpga_lite/20.1/quartus//../nios2eds/Nios II Command Shell.bat} make all 2&gt;&gt; stderr.txt" failed
Error: child process exited abnormally
Error: Cannot find sequencer/sequencer.elf
&lt;html&gt;Error: An error occurred&lt;br&gt;    while executing&lt;br&gt;"error "An error occurred""&lt;br&gt;    (procedure "_error" line 8)&lt;br&gt;    invoked from within&lt;br&gt;"_error "Cannot find $seq_file""&lt;br&gt;    ("if" then script line 2)&lt;br&gt;    invoked from within&lt;br&gt;"if {[file exists $seq_file] == 0} {&lt;br&gt;		_error "Cannot find $seq_file"&lt;br&gt;	}"&lt;br&gt;    (procedure "alt_mem_if::util::seq_mem_size::get_max_memory_usage" line 14)&lt;br&gt;    invoked from within&lt;br&gt;"alt_mem_if::util::seq_mem_size::get_max_memory_usage [file join "sequencer" "sequencer.elf""&lt;br&gt;    invoked from within&lt;br&gt;"set calc_mem_size [alt_mem_if::util::seq_mem_size::get_max_memory_usage [file join "sequencer" "sequencer.elf"]]"&lt;br&gt;    ("if" then script line 2)&lt;br&gt;    invoked from within&lt;br&gt;"if { !$do_only_rw_mgr_mc &amp;&amp; !($bfm_mode || $hps_mode)} {&lt;br&gt;		set calc_mem_size [alt_mem_if::util::seq_mem_size::get_max_memory_usage [file join "sequenc..."&lt;br&gt;    (procedure "generate_qsys_sequencer_sw" line 943)&lt;br&gt;    invoked from within&lt;br&gt;"generate_qsys_sequencer_sw $prepend_str $protocol $pre_compile_dir $fileset $inhdl_dir $rdimm $lrdimm 0 0  $nios_hex_file_name $ac_rom_init_file_name ..."&lt;br&gt;    invoked from within&lt;br&gt;"set seq_mem_size_list [generate_qsys_sequencer_sw $prepend_str $protocol $pre_compile_dir $fileset $inhdl_dir $rdimm $lrdimm 0 0  $nios_hex_file_name ..."&lt;br&gt;    ("if" else script line 2)&lt;br&gt;    invoked from within&lt;br&gt;"if {[::alt_mem_if::util::qini::qini_value alt_mem_if_seq_size_request 0] &gt; 0} {&lt;br&gt;		set seq_mem_size [::alt_mem_if::util::qini::qini_value alt_mem_if_se..."&lt;br&gt;    (procedure "alt_mem_if::gen::uniphy_gen::generate_qsys_sequencer" line 238)&lt;br&gt;    invoked from within&lt;br&gt;"alt_mem_if::gen::uniphy_gen::generate_qsys_sequencer "${name}" $protocol $tmpdir $fileset {}"&lt;br&gt;    invoked from within&lt;br&gt;"set qsys_sequencer_files_list [alt_mem_if::gen::uniphy_gen::generate_qsys_sequencer "${name}" $protocol $tmpdir $fileset {}]"&lt;br&gt;    (procedure "alt_mem_if::gen::uniphy_gen::generate_sequencer_files" line 3)&lt;br&gt;    invoked from within&lt;br&gt;"alt_mem_if::gen::uniphy_gen::generate_sequencer_files $name "DDR2" $tmpdir QUARTUS_SYNTH"&lt;br&gt;    invoked from within&lt;br&gt;"foreach generated_file [alt_mem_if::gen::uniphy_gen::generate_sequencer_files $name "DDR2" $tmpdir QUARTUS_SYNTH] {&lt;br&gt;		set file_name [file tail $genera..."&lt;br&gt;    (procedure "generate_synth" line 8)&lt;br&gt;    invoked from within&lt;br&gt;"generate_synth DDR2_s0"
&lt;html&gt;Info: "&lt;b&gt;DDR2&lt;/b&gt;" instantiated &lt;b&gt;altera_mem_if_ddr2_qseq&lt;/b&gt; "&lt;b&gt;s0&lt;/b&gt;"
Error: Generation stopped, 5 or more modules remaining
&lt;html&gt;Info: Done "&lt;b&gt;DDR2&lt;/b&gt;" with 11 modules, 32 files
Info: DDR2: Generating simulation model
&lt;html&gt;Info: Generating &lt;b&gt;altera_mem_if_ddr2_emif&lt;/b&gt; "&lt;b&gt;DDR2&lt;/b&gt;" for SIM_VHDL
&lt;html&gt;Info: "&lt;b&gt;DDR2&lt;/b&gt;" instantiated &lt;b&gt;altera_mem_if_ddr2_emif&lt;/b&gt; "&lt;b&gt;DDR2&lt;/b&gt;"
&lt;html&gt;Info: "&lt;b&gt;DDR2&lt;/b&gt;" instantiated &lt;b&gt;altera_mem_if_ddr2_pll&lt;/b&gt; "&lt;b&gt;pll0&lt;/b&gt;"
Info: Generating DDR2_p0_altdqdqs
Info: Generating clock pair generator
&lt;html&gt;Info: "&lt;b&gt;DDR2&lt;/b&gt;" instantiated &lt;b&gt;altera_mem_if_ddr2_phy_core&lt;/b&gt; "&lt;b&gt;p0&lt;/b&gt;"
&lt;html&gt;Info: "&lt;b&gt;DDR2&lt;/b&gt;" instantiated &lt;b&gt;altera_mem_if_ddr2_afi_mux&lt;/b&gt; "&lt;b&gt;m0&lt;/b&gt;"
Error: Error during execution of "{C:/intelfpga_lite/20.1/quartus//../nios2eds/Nios II Command Shell.bat} make all 2&gt;&gt; stderr.txt": child process exited abnormally
Error: Execution of command "{C:/intelfpga_lite/20.1/quartus//../nios2eds/Nios II Command Shell.bat} make all 2&gt;&gt; stderr.txt" failed
Error: child process exited abnormally
Error: Cannot find sequencer/sequencer.elf
&lt;html&gt;Error: An error occurred&lt;br&gt;    while executing&lt;br&gt;"error "An error occurred""&lt;br&gt;    (procedure "_error" line 8)&lt;br&gt;    invoked from within&lt;br&gt;"_error "Cannot find $seq_file""&lt;br&gt;    ("if" then script line 2)&lt;br&gt;    invoked from within&lt;br&gt;"if {[file exists $seq_file] == 0} {&lt;br&gt;		_error "Cannot find $seq_file"&lt;br&gt;	}"&lt;br&gt;    (procedure "alt_mem_if::util::seq_mem_size::get_max_memory_usage" line 14)&lt;br&gt;    invoked from within&lt;br&gt;"alt_mem_if::util::seq_mem_size::get_max_memory_usage [file join "sequencer" "sequencer.elf""&lt;br&gt;    invoked from within&lt;br&gt;"set calc_mem_size [alt_mem_if::util::seq_mem_size::get_max_memory_usage [file join "sequencer" "sequencer.elf"]]"&lt;br&gt;    ("if" then script line 2)&lt;br&gt;    invoked from within&lt;br&gt;"if { !$do_only_rw_mgr_mc &amp;&amp; !($bfm_mode || $hps_mode)} {&lt;br&gt;		set calc_mem_size [alt_mem_if::util::seq_mem_size::get_max_memory_usage [file join "sequenc..."&lt;br&gt;    (procedure "generate_qsys_sequencer_sw" line 943)&lt;br&gt;    invoked from within&lt;br&gt;"generate_qsys_sequencer_sw $prepend_str $protocol $pre_compile_dir $fileset $inhdl_dir $rdimm $lrdimm 0 0  $nios_hex_file_name $ac_rom_init_file_name ..."&lt;br&gt;    invoked from within&lt;br&gt;"set seq_mem_size_list [generate_qsys_sequencer_sw $prepend_str $protocol $pre_compile_dir $fileset $inhdl_dir $rdimm $lrdimm 0 0  $nios_hex_file_name ..."&lt;br&gt;    ("if" else script line 2)&lt;br&gt;    invoked from within&lt;br&gt;"if {[::alt_mem_if::util::qini::qini_value alt_mem_if_seq_size_request 0] &gt; 0} {&lt;br&gt;		set seq_mem_size [::alt_mem_if::util::qini::qini_value alt_mem_if_se..."&lt;br&gt;    (procedure "alt_mem_if::gen::uniphy_gen::generate_qsys_sequencer" line 238)&lt;br&gt;    invoked from within&lt;br&gt;"alt_mem_if::gen::uniphy_gen::generate_qsys_sequencer "${name}" $protocol $tmpdir $fileset {}"&lt;br&gt;    invoked from within&lt;br&gt;"set qsys_sequencer_files_list [alt_mem_if::gen::uniphy_gen::generate_qsys_sequencer "${name}" $protocol $tmpdir $fileset {}]"&lt;br&gt;    (procedure "alt_mem_if::gen::uniphy_gen::generate_sequencer_files" line 3)&lt;br&gt;    invoked from within&lt;br&gt;"alt_mem_if::gen::uniphy_gen::generate_sequencer_files $name "DDR2" $tmpdir SIM_VHDL"&lt;br&gt;    invoked from within&lt;br&gt;"set seq_gen_files [alt_mem_if::gen::uniphy_gen::generate_sequencer_files $name "DDR2" $tmpdir SIM_VHDL]"&lt;br&gt;    ("if" else script line 2)&lt;br&gt;    invoked from within&lt;br&gt;"if {[::alt_mem_if::util::qini::cfg_is_on alt_mem_if_use_verilog_sequencer]} {&lt;br&gt;		set seq_gen_files [alt_mem_if::gen::uniphy_gen::generate_sequencer_fil..."&lt;br&gt;    (procedure "generate_vhdl_sim" line 8)&lt;br&gt;    invoked from within&lt;br&gt;"generate_vhdl_sim DDR2_s0"
&lt;html&gt;Info: "&lt;b&gt;DDR2&lt;/b&gt;" instantiated &lt;b&gt;altera_mem_if_ddr2_qseq&lt;/b&gt; "&lt;b&gt;s0&lt;/b&gt;"
Error: Generation stopped, 5 or more modules remaining
&lt;html&gt;Info: Done "&lt;b&gt;DDR2&lt;/b&gt;" with 11 modules, 11 files

syafieqs · Answer

HI Michael,Can you double confirm the KDB below. I encountered this before and it work for me. Make sure you are using the correct Win 10 build for WSL and regenerate in PDhttps://www.intel.com/content/altera-www/global/en_us/index/support/support-resources/knowledge-base/tools/2020/error--execution-of-command----quartusinstallation--nios2eds-nio.html

syafieqs · Answer

We do not receive any response from you to the previous reply that I have provided, thus I will put this case to close pending. Please post a response in the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you with your follow-up questions.

Forum Discussion

Problem generating the ddr2 UniPhy

2 Replies

Recent Discussions

Perpetual license Quartus II doesn't allow to build Cyclone V devices anymore.

Quartus Eda_Writer keeps crashing

Failing IO buffer

Floating point operation on Cyclone 10 GX

Quartus/Signaltap complains about wrong version