Altera_ForumHonored Contributor18 years agoPreserve inverter in BDF schematic Hello: Is there a way to preserve nets and logic from being synthesized away when the design file is a BDF schematic? For example, if I have two inverters connected together in series, I woul...Show More
Recent DiscussionsTiming analysis - long combinational pathDocker image for Quartus Pro 26.1 missing ?Error (292014): Can't find valid feature line for core SLL_CA_HBC_T001_Hyperbus_Memory_Controller_10Agilex 5 – Critical HSSI Error in JESD204B Example DesignThe quartus license works with version 25.0 but not with version 17.0