Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

port width definition by generic

Hi all another question in my quest to switch from graphical tools to pure VHDL :) let's say I have a DFF and I want the D and Q ports to be defined by a generic. I know how to define...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

If you have generics on your top-level entity, they can be set in Quartus using Tcl commands. For example, a design with a timestamp and version register can have the contents defined via 

#  Build timestamp#   - Tcl  returns the same as 
set timestamp 
puts " - Build timestamp  ($timestamp 0x)"
#  Version (integer format)
set version 
#  Generics
set_parameter -name VERSION   $version
set_parameter -name TIMESTAMP $timestamp
Cheers,

Dave