Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

PLL Simulation not working fine

Hello, I am using Quartus Prime 17.0 version. In that when I am using PLL IP for clock generation, then during simulation I am not getting continuous clock at the output rather getting continous c...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

what is the status of the locked signal? could be that the PLL has not locked yet.

Otherwise, is there a real need to simulate the PLL in your testbench? It can often take a long time to lock and can be rather slow. If your UUT is something other than PLL, its usually easier just to generate the clocks in the testbench.