PLL related timing constraint problem

Hi, I am doing a design on Cyclone III. I have two clock inputs clk_A and clk_B. Both are of the same frequency and only one is active at a time (the other is used as a backup clock source). I...