Altera_ForumHonored Contributor16 years agoPLL reconfiguration not accepted I'm having problems with a small part of a pretty big design. I want to phase shift a PLL output (Stratix II) and have instantiated megafunctions for PLL and PLL_RECONFIG and connected them like this...Show More
Recent DiscussionsConnection bit order between hierarchyFree Licence for Max+PlusIIMAX10 ADC - getting it to simulate in ModelsimFailed to run ip-setup-simulation:Compile option not saved (reversed to default)