Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

PLL Reconfiguration Fails when built using Quartus v13.1

Hi All, I have a Stratix III design where I use PLL to drive LVDS transmitters. The PLL is reconfigurable using an instantiation of the ALTPLL_RECONFIG IP along with mif-initialized ROMs. For...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

I use dynamic phase shift ports directly on the PLL and I still see similar behavior. My target device is Arria V GX. The RTL simulations shows that the phase shift works but the realized design doesn't do anything on the board. I also use QII 13.1. I have 8 pll outputs with zero default phase shifts specified. QII 13.1 ignored the fact that I had dynamic phase shift ports connected and merged all the outputs to one output counter (C0).

FYI - I do not have the updates installed yet.