PLL Lock time in post synth sim

Does any one how much simulation is required for a pll to lock in a gate level post synthesis simulation? Input clock is 100MHz, output clock is $125MHz. Modelsim prints this message ...