PLL generated clocks and timing constraints

Is there a way to specify a tco from a clock generated by a pll to an output pin? The Quartus manual says that tco only defines a pin to pin delay, but this clock does not come from a pin. Also, fo...