Platform Designer: HDL blackbox automapping feature erroneous

Hello I try to import a core partition into my projects platform designer having a number of AXI MM and streaming I/F. I named the VHDL ports according to the conventions for automapping noted in h...