Forum Discussion
FPGA_Newbie
New Contributor
1 year agoPipeline parameter issues for LPM_Divide
Hey everyone, im new to VHDL and Quatus Prime. Im working with ADC data and i need to calculate the RMS for it using LPM_Mult, LPM_Divide and ALTSQRT, but im having problems with pipeline values ...
FPGA_Newbie
New Contributor
1 year agoHey sstrell,
in the zip file you'll find the .sdc file, the data path and the setup report. Hopefully this will help us find an answer to the timing error.