Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Pin assignment for comparator

Hello, still designing a comparator (VHDL) and i want to assign an input pin with a fixed gain/ref (e.g 00001100). How am i supposed to assigned this width to the FPGA??? Is it compulsory i attach a ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

--- Quote Start ---

How exactly did you assign this value to your gain/ref? If Quartus asks you to assign your gain signals to FPGA pins, it means that you connected your gain signal to ports on the top level HDL file. In that case the value you assigned will be ignored by Quartus, and the voltage level on those pins will be used instead.

What you need to do is disconect your gain/ref signal from any ports on the top level file and assign it to a constant value there.

--- Quote End ---

Do take port B out during mapping of the comparator???