Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Output ports in Block declared illegal

I am just getting started with Quartus. I have run into a very strange issue. When I try to create a symbol file for a block diagram, I get the following Warnings: Warning: Ignored port Do in...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Dunno, but those names could be reserved names on certain FPGAs. The EPCS device is a SPI flash and some devices allow you to reserve pins for this purpose.

To test this theory, have you tried naming these differently?

Cheers,

slacker