Forum Discussion
Altera_Forum
Honored Contributor
11 years agoYou have the following instantiation:
three : entity work.three port map ( convert(do3) => onetwo ); But you cannot have a function call as a formal in a port map. That is not legal VHDL.