Forum Discussion
Altera_Forum
Honored Contributor
11 years agoI think this is a bug with with quartus vhdl compiler, as a colleague just had exactly the same problem. The work around is to use an intermediate signal.
Raise an issue with quartus mysupport, maybe they'll fix it one day.