Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Nodes missing in signaltap

Hello, I've got 2 sdram controllers connected to a NIOS II system. These sdram-controllers are exactly the same (they address only different address-spaces) but when I want to display some si...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Hello vhdl_world,

Could you point me where I can find the option "Filter"

I am using verilog. Should /* synthesis ALTERA_ATTRIBUTE = "FAST_INPUT_REGISTER=ON" ; keep = 1 */ do the same trick with verilog? I still have signal names in RED.

Is the ; the right seperator for mixing attributes?

Thank you and best regards,

Wamor