No signal changes when using VHDL testbench with ModelSim

I'm trying to write a VHDL testbench for ModelSim (switching from using the quartus 9.1 waveform editor) I feel like this is a pretty simple procedure... everything compiles, no warnings, but w...