Altera_ForumHonored Contributor17 years agoNios II CPU and Firmware access Problem About the application: We have a multichannel application. Each channel design is based on a Altera Cyclone FPGA, which includes an internal NIOS II processor and an external program 32bit ASRAM (asy...Show More
Altera_ForumHonored Contributor17 years ago --- Quote Start --- ...and the RAM access time was 5ns... --- Quote End --- Are there async SRAM that fast at all?
Recent DiscussionsConnection bit order between hierarchyHow to fix Error(23782): Failed to find an expected reportSolvedQuartus 22.1 and 23.1 Synthesis ErrorCould not link 'vsim_auto_compile.dll' error troubleshooting.Failed to run ip-setup-simulation: