--- Quote Start ---
Hello,
from your second screenshot, you have several unconstrained clocks. That is, the analyzer knows they are clocks but has no ideia about their frequency and etc.
You need to constrain those clocks using create_clock or create_generated_clock properly.
BTW, take a look as this thread about gated and ripple clocks
http://www.alteraforum.com/forum/showthread.php?t=2388 The first screenshot also tells that you have several unconstrained I/O paths. This means that the analyzer has no idea about the external delays that affect these I/O signals.
--- Quote End ---
Hi,
have look to this Altera paper :
http://www.altera.com/literature/manual/mnl_timequest_cookbook.pdf?gsa_pos=2&wt.oss_r=1&wt.oss=cookbook There are a lot of info's about Timequest inside.
Kind regards
GPK
Honored Contributor
