Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Neuron implementation in VHDL (code attached)

Hi all.I am just learning VHDL and as an exercise, I am trying to model a neuron in VHDL (attached the code). The neuron has three inputs, three weights and one threshold value (as entity inputs).T...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

I also suggest removing the std_logidc_arith and std_logic_unsigned packges as you're using the fixed pckage. They are non stndard libraries and I forsee all sorts of problems if you continue with them.