Forum Discussion
Altera_Forum
Honored Contributor
14 years agoI don't think anyone ever tried what you are describing, this is really non standard. It could be much easier to have your algorithm generate vhdl/verilog code and use the whole synthesizer imho.