Forum Discussion
AAlas3
Occasional Contributor
6 years agoit appears that the problem was due to incomplete Verilog description, I just added a couple of "If statements" and everything worked fine
it appears that the problem was due to incomplete Verilog description, I just added a couple of "If statements" and everything worked fine