Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

multiple block data files (.bdf)

Hi I am a beginner just started with 3c120-kit. I have made a design using the Block Editor. All design has been put into one single Block Design File (.bdf). The design runs ok, but the sing...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Ok, Tricky

I have done just what you suggest in a trivial design:

1) Input.bdf which contains just a input pin and a busline called 'connectToOutput'.

2) Output.bdf which contains just an output pin and a busline called also 'connectToOutput'.

3) symbol file generated for both bdf

4) testFpga.bdf as top, added the two symbols.

compiler will say error, no logic in top design

4a) renamed to testFpgaHierarchy.bdf

5) testFpa.bdf which contains both pins and both buslines 'connectToOutput'.

compiler will correctely compile!

5a) copy into testFpgaDirect.bdf

6) Archiving the file in testFpga.qar and attached to this post