Multi-phase data recovery design constraints

Hi, I have a design where an input is being oversampled by using multiple phase outputs from a PLL. To make this work I need to ensure that the skew between the input and each sampling register is...